FIG. 1




FIG. 2




FIG. 3





FIG. 4(A)

OPERATION MODE		BOOT MODE		Λ	WRITER MODE)E
MAT	ACCESS	ACCESS PROGRAM	ERASE	ACCESS	ACCESS PROGRAM	ERASE
USER MAT (Mmat)	0	0	0	0	0	0
USER BOOT MAT (Umat)	0	0	0	0	0	0
BOOT MAT (Tmat)	∇	×	×	\triangle	×	×
REPAIR & TRIMMING (Rmat)	×	×	×	×	×	×

FIG. 4(B)

OPERATION MODE	ISN	USER BOOT MODE	ODE		USER MODE	
MAT	ACCESS	ACCESS PROGRAM ERASE	ERASE	ACCESS	ACCESS PROGRAM	ERASE
USER MAT (Mmat)	0	0	0	0	0	0
USER BOOT MAT (Umat)	0	×	×	0	×	×
BOOT MAT (Tmat)	◁	×	×	∇	×	×
REPAIR & TRIMMING (Rmat)	×	×	×	×	×	×

FIG. 5










FIG. 7





-	BOOT MODE USER WRITER MODE USER USER BOOT MODE USER	SCO MODE
	RESET RELEASE AFTER SETTING MODE TERMINALS TO VOLTAGES FOR BOOT MODE RESET RELEASE AFTER SETTING MODE TERMINALS TO VOLTAGES FOR WRITER MODE RESET RELEASE AFTER SETTING MODE TERMINALS TO VOLTAGES FOR USER BOOT MODE	SET SCO-BIT IN INTERNAL PERIPHERAL REGISTER
	CPU FETCH VECTOR FROM START ADDRESS OF BOOT MAT BOOT STACK CONTENTS OF GENERAL PURPOSE REGISTERS BOOT READ MODE JUDGE REGISTER CHANGE PROCESS FOR WRITER MODE: AFTER TRANSFERRING WRITE MODE CONTROL PROGRAM TO INTERMAL RAM TO PROCESS FOR WRITER MODE S1 EXECUTION FROM USER BREAK ADDRESS IN BOOT MAT S1 EXECUTION FROM USER BREAK ADDRESS IN BOOT MAT BOOT S1 TO PROCESS FOR WRITER MODE TO PROCESS FOR S2 WRITER MODE	OPERATION IN BOOT MAT
	WRITER MODE ? (WRTM=1) NO BOOT YES BOOT YES BOOT YES NO SCO MODE ? (SCO==1) NO USER BOOT MODE NO SCO MODE ? (SCO==1) NO SSO MODE ? (SCO==1) NO USER BOOT MODE	TO PROCESS FOR SCO MODE
	? (UBOOTM==1) BOOT BOOT NO ERROR PROCESS EXECUTION OF PROCESS S6 BOOT EXECUTION OF PROCESS S7 FOR BOOT MODE	
	EXECUTION OF PROCESS FOR WRITER MODE BOOT EXECUTION OF PROCESS FOR USER BOOT MODE END	

























EXECUTION OF PROGRAMMING (PPVS, PPVD, ECPS)
CHANGE BRANCH ADDRESS FOR PROCESSING NMI TO ADDRESS OF INTERNAL RAM T30 PLACE USER DEFINED ERROR PROCESSING ROUTINE TO INTERMAL RAM
INHIBIT INTERRUPT EXCEPT FOR NMI USING SR REGISTER
SET SETTING AREA FOR WRITE ADDRESS TO R5
SET SETTING AREA FOR ADDRESS OF WRITE DATA TO R4
SET PROGRAM/ERASE CODE TO FKEY REGISTER
JUMP SUBROUTINE TO PROGRAMMING PROGRAM (RAMTOP+16byte) T35 EXECUTION OF PROGRAMMING
JUDGE WHETHER PROGRAMMING T36 WAS COMPLETED NORMALLY
END











EXECUTION OF ERASE (EPVB)	~T70
CHANGE BRANCH ADDRESS FOR PROCESSING NMI TO ADDRESS OF INTERNAL RAM	PLACE USER DEFINED ERROR PROCESSING FOUTINE TO INTERMAL RAM
INHIBIT INTERRUPT EXCEPT FOR NMI USING SR REGISTER	
SET ERASE BLOCK NUMBER TO R4	
SET PROGRAM/ERASE CODE TO FKEY REGISTER	
	75 ^{T74}
JUMP SUBROUTINE TO ERASE PROGRAM (RAMTOP+16byte)	EXECUTION OF ERASE
JUDGE WHETHER ERASE WAS COMPLETED NORMALLY	
END	

FIG. 24

